

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions and listings of claims in the application:

1. (Withdrawn) A semiconductor device comprising:

a first semiconductor chip where a semiconductor element is formed;

a first connecting terminal arranged on a semiconductor element formation surface side in the first semiconductor chip, and connected electrically to the semiconductor element;

a conductive member buried in a through hole that goes through the first semiconductor chip;

a second connecting terminal arranged on a back surface side of the semiconductor element formation surface in the first semiconductor chip, and connected electrically to the semiconductor element via the conductive member;

a wiring substrate to which the first semiconductor chip is mounted; and

a third connecting terminal at least portion of which is formed at a position corresponding to one of the first connecting terminal and the second connecting terminal, and which is electrically connected to the one of the first connecting terminal and the second connecting terminal.

2. (Withdrawn) Semiconductor device comprising:

a first semiconductor chip where a semiconductor element is formed;

a first connecting terminal arranged on a semiconductor element formation surface side in the first semiconductor chip, and connected electrically to the semiconductor element;

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

a conductive member buried in a through hole that goes through the first semiconductor chip;

a second connecting terminal arranged on a back surface side of the semiconductor element formation surface in the first semiconductor chip, and connected electrically to the semiconductor element via the conductive member;

a lead frame to which the first semiconductor chip is mounted, and at least part of which is arranged at a position facing to one of the first connecting terminal and the second connecting terminal, and which is electrically connected to the one connecting terminal; and

an insulator that seals an inner lead portion of the lead frame and the first semiconductor chip.

3. (Currently amended) A semiconductor device comprising:

a first semiconductor chip where a semiconductor element is formed;

a plurality of first connecting terminals arranged on a semiconductor element formation surface side in the first semiconductor chip, and connected electrically to the semiconductor element;

conductive members buried in a plurality of through holes that go through the first semiconductor chip; and

a plurality of second connecting terminals arranged on a back surface side of the semiconductor element formation surface in the first semiconductor chip, and connected electrically to the semiconductor element via the conductive members,

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

wherein at least either the first connecting terminals or the second connecting terminals is coupled to a assembly board, and

one of the first connecting terminals and the second connecting terminals are arranged to be facing the assembly board and wherein the average density of arrangement of ~~the one of the first connecting terminals and the second connecting terminals~~ such thusly arranged connecting terminals is lower than that of ~~another of the first connecting terminals and the second~~ other connecting terminals which are not thusly arranged.

4. (Withdrawn) A semiconductor device according to claim 3, wherein, one of the first connecting terminals and the second connecting terminals are arranged to be facing to the assembly board and the average density of arrangement of the one of the first connecting terminals and the second connecting terminals are made lower than that of another of the first connecting terminals and the second connecting terminals.

5. (Withdrawn) A semiconductor device according to claim 4, wherein, a portion of either the first connecting terminals or the second connecting terminals are distributed and arranged on the central area of the semiconductor chip, and power source supply potential or ground potential are to be applied thereto.

6. (Withdrawn) A semiconductor device according to claim 1, further comprising a bonding wire configured to connect at least portion of the connecting terminal that is not used for flip-chip connection with the wiring substrate of the first

connecting terminal and the second connecting terminal in the first semiconductor chip with the third connecting terminal formed on the wiring substrate.

7. (Withdrawn) A semiconductor device according to claim 2, further comprising a bonding wire configured to connect at least portion of the connecting terminal that is not used for flip-chip connection with the lead frame of the first connecting terminal and the second connecting terminal in the first semiconductor chip with an inner lead portion of the lead frame.

8. (Withdrawn) A semiconductor device according to claim 1, further comprising a second semiconductor chip stacked on the first semiconductor chip, wherein at least portion of the connecting terminal that is not used for flip-chip connection with the wiring substrate of the first connecting terminal and the second connecting terminal in the first semiconductor chip is coupled to the second semiconductor chip.

9. (Withdrawn) A semiconductor device according to claim 1, further comprising a second to an n-th (wherein n is a positive integer of three or more) semiconductor chips stacked above the first semiconductor chip, wherein at least portion of the connecting terminal that is not used for flip-chip connection with the wiring substrate of the first connecting terminal and the second connecting terminal in the first semiconductor chip is coupled to the second to n-th semiconductor chips.

10. (Withdrawn) A semiconductor device according to claim 2, further comprising a second semiconductor chip stacked on the first semiconductor chip, wherein at least portion of the connecting terminal that is not used for flip-chip connection with the lead frame of the first connecting terminal and the second connecting terminal in the first semiconductor chip is coupled to the second semiconductor chip.

11. (Withdrawn) A semiconductor device according to claim 2, further comprising a second to an n-th (wherein n is a positive integer of three or more) semiconductor chips stacked above the first semiconductor chip, wherein at least portion of the connecting terminal that is not used for flip-chip connection with the lead frame of the first connecting terminal and the second connecting terminal in the first semiconductor chip is coupled to the second to n-th semiconductor chips.

12. (Original) A semiconductor device according to claim 3, further comprising a second semiconductor chip stacked on the first semiconductor chip, wherein at least portion of the connecting terminals arranged on a stacked surface between the first semiconductor chip and the second semiconductor chip of the first connecting terminals and the second connecting terminals in the first semiconductor chip is coupled to the second semiconductor chip.

13. (Original) A semiconductor device according to claim 3, further comprising a second to an n-th (wherein n is a positive integer of three or more)

semiconductor chips stacked above first semiconductor chip, wherein at least portion of the connecting terminals arranged on a stacked surface between the first semiconductor chip and the second semiconductor chip of the first connecting terminals and the second connecting terminals in the first semiconductor chip is coupled to the second to n-th semiconductor chips.

14. (Withdrawn) A semiconductor device according to claim 8, further comprising a bonding wire configured to connect at least portion of the plurality of connecting terminals of the semiconductor chips to be stacked with each other.

15. (Withdrawn) A semiconductor device according to claim 10, further comprising a bonding wire configured to connect at least portion of the plurality of connecting terminals of the semiconductor chips to be stacked with each other.

16. (Withdrawn) A semiconductor device according to claim 12, further comprising a bonding wire configured to connect at least portion of the plurality of connecting terminals of the semiconductor chips to be stacked with each other.

17. (Withdrawn) A semiconductor device according to claim 8, further comprising a conductive bump configured to connect at least portion of the plurality of connecting terminals of the semiconductor chips to be stacked with each other.

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

18. (Withdrawn) A semiconductor device according to claim 10, further comprising a conductive bump configured to connect at least portion of the plurality of connecting terminals of the semiconductor chips to be stacked with each other.

19. (Previously presented) A semiconductor device according to claim 12, wherein said at least a portion of the plurality of connecting terminals comprises conductive bumps.

20. (Currently amended) A semiconductor device comprising:

- a first semiconductor chip where a semiconductor element is formed;
- a first connecting terminal arranged on a semiconductor element formation surface side in the first semiconductor chip, and connected electrically to the semiconductor element;
- a conductive member buried in a through hole that goes through the first semiconductor chip;
- a second connecting terminal arranged on a back surface side of the semiconductor element formation surface in the first semiconductor chip, and connected electrically to the semiconductor element via the conductive member;
- a second semiconductor chip stacked on the first semiconductor chip;
- a third connecting terminal arranged on a semiconductor element formation surface side in the second semiconductor chip,
- wherein one of the first connecting terminal and the second connecting terminal of the first semiconductor chip is arranged at a position facing to the third connecting

terminal of the second semiconductor chip, the first semiconductor chip and the second semiconductor chip are electrically connected with each other through the facing connecting terminals,

the second semiconductor chip is thicker or larger than the first semiconductor chip, and

one of the first connecting terminals and the second connecting terminals are arranged to be facing to the assembly board and wherein the average density of arrangement of ~~the one of the first connecting terminals and the second connecting terminals~~ such thusly arranged connecting terminals is lower than that of ~~another of the first connecting terminals and the second~~ other connecting terminals which are not thusly arranged.

21. (Currently amended) A semiconductor device comprising:

a first semiconductor chip where a semiconductor element is formed;

a plurality of first connecting terminals arranged on a semiconductor element formation surface side in the first semiconductor chip, and connected electrically to the semiconductor element;

conductive members buried in a plurality of through holes that go through the first semiconductor chip; and

a plurality of second connecting terminals arranged on a back surface side of the semiconductor element formation surface in the first semiconductor chip, and connected electrically to the semiconductor element via the conductive members,

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

wherein at least either the first connecting terminals or the second connecting terminals is coupled to an assembly board, and

a portion of either the first connecting terminals or the second connecting terminals is distributed and arranged ~~on the central area~~ substantially on an entire surface of the semiconductor chip, and power source supply potential or ground potential is to be applied ~~thereto~~ to said portion.

22. (Previously presented) A semiconductor device according to claim 21, further comprising a second semiconductor chip stacked on the first semiconductor chip, wherein at least portion of the connecting terminals arranged on a stacked surface between the first semiconductor chip and the second semiconductor chip of the first connecting terminals and the second connecting terminals in the first semiconductor chip is coupled to the second semiconductor chip.

23. (Previously presented) A semiconductor device according to claim 21, further comprising a second to an n-th (wherein n is a positive integer of three or more) semiconductor chips stacked above first semiconductor chip, wherein at least portion of the connecting terminals arranged on a stacked surface between the first semiconductor chip and the second semiconductor chip of the first connecting terminals and the second connecting terminals in the first semiconductor chip is coupled to the second to n-th semiconductor chips.

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

24. (Previously presented) A semiconductor device according to claim 22, wherein said at least a portion of the plurality of connecting terminals comprises conductive bumps.

25. (Currently amended) A semiconductor device comprising:

- a first semiconductor chip where a semiconductor element is formed;
- a first connecting terminal arranged on a semiconductor element formation surface side in the first semiconductor chip, and connected electrically to the semiconductor element;
- a conductive member buried in a through hole that goes through the first semiconductor chip;
- a second connecting terminal arranged on a back surface side of the semiconductor element formation surface in the first semiconductor chip, and connected electrically to the semiconductor element via the conductive member;
- a second semiconductor chip stacked on the first semiconductor chip;
- a third connecting terminal arranged on a semiconductor element formation surface side in the second semiconductor chip,

wherein one of the first connecting terminal and the second connecting terminal of the first semiconductor chip is arranged at a position facing the third connecting terminal of the second semiconductor chip, the first semiconductor chip and the second semiconductor chip are electrically connected with each other through the facing connecting terminals,

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

the second semiconductor chip is thicker or larger than the first semiconductor chip, and

a portion of either the first connecting terminals or the second connecting terminals is distributed and arranged ~~on the central area~~ substantially on an entire surface of the semiconductor chip, and power source supply potential or ground potential is to be applied ~~thereto~~ to said portion.

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com